·	Application No.	Applicant(s)	
Notice of Allowability	10/660,844	JEDDELOH, JOSEPH M.	
	Examiner	Art Unit	
	Saqib J. Siddiqui	2117	
The MAILING DATE of this communication apperature All claims being allowable, PROSECUTION ON THE MERITS IS herewith (or previously mailed), a Notice of Allowance (PTOL-85) NOTICE OF ALLOWABILITY IS NOT A GRANT OF PATENT RIOF the Office or upon petition by the applicant. See 37 CFR 1.313	(OR REMAINS) CLOSED in this app or other appropriate communication GHTS. This application is subject to	olication. If not includ will be mailed in due	ed course. THIS
1. This communication is responsive to 6/25/07.			
2. X The allowed claim(s) is/are <u>1-18, 23-31 &36-44</u> .			
3. Acknowledgment is made of a claim for foreign priority una) All b) Some* c) None of the: 1. Certified copies of the priority documents have 2. Certified copies of the priority documents have 3. Copies of the certified copies of the priority documents have International Bureau (PCT Rule 17.2(a)). * Certified copies not received: Applicant has THREE MONTHS FROM THE "MAILING DATE" noted below. Failure to timely comply will result in ABANDONM THIS THREE-MONTH PERIOD IS NOT EXTENDABLE. 4. A SUBSTITUTE OATH OR DECLARATION must be submit INFORMAL PATENT APPLICATION (PTO-152) which give	been received. been received in Application No cuments have been received in this rec	national stage applicational stage application and stage applicati	quirements
 CORRECTED DRAWINGS (as "replacement sheets") mus (a) including changes required by the Notice of Draftspers 1) hereto or 2) to Paper No./Mail Date (b) including changes required by the attached Examiner's Paper No./Mail Date Identifying indicia such as the application number (see 37 CFR 1, each sheet. Replacement sheet(s) should be labeled as such in the 	on's Patent Drawing Review (PTO-6 s Amendment / Comment or in the O .84(c)) should be written on the drawir	office action of	e back) of
DEPOSIT OF and/or INFORMATION about the deposit attached Examiner's comment regarding REQUIREMENT I			Note the
Attachment(s) 1. ☑ Notice of References Cited (PTO-892) 2. ☐ Notice of Draftperson's Patent Drawing Review (PTO-948) 3. ☑ Information Disclosure Statements (PTO/SB/08), Paper No./Mail Date ☑/21/01 4. ☐ Examiner's Comment Regarding Requirement for Deposit of Biological Material	 5. ☐ Notice of Informal P 6. ☑ Interview Summary Paper No./Mail Dat 7. ☑ Examiner's Amendn 8. ☑ Examiner's Stateme 9. ☐ Other 	(PTO-413), e <u>07/13/07</u> nent/Comment	owance
A J J J	·		

Application/Control Number: 10/660,844

Art Unit: 2117

DETAILED ACTION

EXAMINER'S AMENDMENT

An examiner's amendment to the record appears below. Should the changes and/or additions be unacceptable to applicant, an amendment may be filed as provided by 37 CFR 1.312. To ensure consideration of such an amendment, it MUST be submitted no later than the payment of the issue fee.

Authorization for this examiner's amendment was given in a telephone interview with Edward Bulchis on 07/12/07.

The application has been amended as follows:

As per claim 36:

A method for performing signal timing testing on a memory system having a memory hub coupled to a plurality of memory devices, the method comprising: generating corresponding testing signals in the memory hub; coupling the corresponding testing signals from the memory hub to the memory devices while varying the relative timing between when the corresponding testing signals are applied to the memory devices over a range of relative timing; generating output signals in the memory devices resulting from the testing signals; coupling the output signals from the memory devices to the memory hub; and evaluating the output signals in the memory hub to determine if the memory devices properly responded to the testing signals.

Allowable Subject Matter

The following is an examiner's statement of reasons for allowance: The prior art of record does not teach the following limitations:

Application/Control Number: 10/660,844

Art Unit: 2117

The present invention includes a method for performing signal timing testing on a memory system having a memory hub coupled to a plurality of memory devices, the method comprising: generating corresponding testing signals in the memory hub; coupling the corresponding testing signals from the memory hub to the memory devices while varying the relative timing between when the corresponding testing signals are applied to the memory devices over a range of relative timing; generating output signals in the memory devices resulting from the testing signals; coupling the output signals from the memory devices to the memory hub; and evaluating the output signals in the memory hub to determine if the memory devices properly responded to the testing signals.

The prior arts of record do not teach altering the relative timing between corresponding first and second test signals over a range, during the testing of a plurality of memory devices. Claim 36 alters the relative timing between corresponding test signals over a range during a specific test execution. However, prior arts of record teach altering relative timing of signals during different tests and not during a specific test execution and over one particular range of a specific test execution.

For instance, Lin teaches testing a memory device while latching a plurality of testing signals using one two different clocks. However, the timing between two corresponding signals is not altered during a test execution over a range. Further, Nadeau-Dostie teaches a scan test of memory elements in different time domains but the relative timing between two corresponding test signals is not altered over a specific range.

Application/Control Number: 10/660,844 Page 4

Art Unit: 2117

Hence, the prior arts of record fail to anticipate or render obvious the claimed inventions. Thus claims 1-18, 23-31 and 36-44 are allowable over the prior arts of record.

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Saqib J. Siddiqui whose telephone number is (571) 272-6553. The examiner can normally be reached on 8:00 to 4:30.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Jacques Louis-Jacques can be reached on (571) 272-6962. The fax phone number for the organization where this application or proceeding is assigned is 571-273-8300. Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic

Business Center (EBC) at 866-217-9197 (toll-free).

Saqib Siddiqui Art Unit 2138 07/13/2007

PRIMARY EXAMINER